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Abstract
The increase of the leakage current of NMOS transistors during exposure to ionizing radiation is
known and well studied. Radiation hardness by design techniques have been developed to mitigate this
effect and have been successfully used. More recent developments in smaller feature size technologies
do not make use of these techniques due to their drawbacks in terms of logic density and requirement
of dedicated libraries. During operation the resulting increase of the supply current is a serious
challenge and needs to be considered during the system design.
A simple parametrization of the leakage current of NMOS transistors as a function of total ionizing
dose is presented. The parametrization uses a transistor transfer characteristics of the parasitic
transistor along the shallow trench isolation to describe the leakage current of the nominal transistor.
Together with a parametrization of the number of positive charges trapped in the silicon dioxide and
number of activated interface traps in the silicon to silicon dioxide interface the leakage current as
a function of the exposure time to ionizing radiation results. This function is fitted to data of the
leakage current of single transistors as well as to data of the supply current of full ASICs.
1 Introduction
The radiation induced leakage current of NMOS
transistors and the threshold voltage shift are
well known and intensively studied challenges
for the design of radiation hard application spe-
cific integrated circuits (ASIC). Hardness by de-
sign (HBD) techniques [1][2] have been developed
and extensively used in the circuit design in the
0.5µm technology node for the LHC experiments
[3]. The HBD techniques consist mainly of the
use of enclosed gate transistors to mitigate the
source to drain leakage current along the shallow
trench isolation (STI) and guard ring structures
surrounding the transistors to avoid leakage cur-
rent between neighboring structures. The use of
this technique requires an increased area as well
as custom libraries. With the transition to the
0.13 µm technology node, the amplitude of the
leakage current increase decreases by three or-
ders of magnitude, with the result that the HBD
techniques are needed in sensitive nodes of the
design only for radiation hard designs [4]. How-
ever, while the chip is operational, the increase of
the leakage current of NMOS transistors results
in a significant increase of the supply current. A
generic parametrization of the leakage current as
a function of total ionizing dose (TID) of single
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NMOS transistors is presented in this paper. The
resulting function is fitted to published data of a
diversity of technologies in use or under investi-
gation for use in extremely radiation intense en-
vironments. As demonstrated in this paper, this
parametrization can be used as well to model the
supply current shift with TID on full ASICs and
to predict the current to be expected during op-
eration of the ASICs as a function of the temper-
ature and the dose rate, once the parameters of
the parametrization are measured.
2 Parametrization of the
leakage current
This model describes the leakage current increase
of linear NMOS transistors independent of tech-
nology details. The increase of the leakage cur-
rent as a function of total ionizing dose has
been reported for a large number of technolo-
gies. It originates from parasitic transistor chan-
nels along the STI, in which the transistor is em-
bedded as indicated in figure 1.
Figure 1: Top View of a linear transistor. The
source (S), gate (G), and drain (D) as well as the
shallow trench isolation (STI) are indicated. The
dashed line shows the place of the cross section
in figure 2.
With a positive space charge appearing in the
STI due to ionizing radiation, an inversion layer is
created along the STI, which results in a leakage
current paths from source to drain [4]. This is
indicated in the cross section in figure 2.
This leakage current paths can be described as
the channel of a parasitic transistor. As can be
Figure 2: Cross section of a transistor along the
line indicated in figure 1. The channel of the
parasitic transistor along the STI is indicated in
yellow.
seen in figure 3, the parasitic transistor has a lay-
out analogue to a linear transistor with the only
difference, that the electric field opening the tran-
sistor channel originates from the positive space
charge in the STI instead of from the potential
at the gate. The space charge in the STI is al-
ways positive and therefore in PMOS transistors
this transistor channel is closed by the radiation
induced space charge. Thus the leakage current
increase is only observed in NMOS transistors.
Figure 3: View from the top in the transistor
transistor below the gate. The channel of the
parasitic transistor along the STI is indicated in
yellow.
This analogue layout motivates to describe the
leakage current increase due to the parasitic tran-
sistor using the transfer characteristics of the
parasitic transistor.
2.1 Transfer characteristics of the
parasitic transistor
The transfer characteristics (drain current as a
function of the gate to source voltage) for tran-
sistors operated in saturation mode can be sim-
plified by
ID ≈ 0 for VG < Vthr
ID ≈ K ′ · (VG − Vthr)2 for VG ≥ Vthr (1)
where sub-threshold leakage is neglected. ID is
the drain to source current, VG the gate to source
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voltage, and Vthr the threshold voltage. K
′ is the
proportionality constant containing the widths,
lengths, oxide capacitance, and the mobility of
the minority charge carriers in the channel of the
transistor, etc. In the parasitic transistor (which
is responsible for the leakage current) the electric
field originates from the effective space charge.
Assuming an electric field in the silicon propor-
tional to the effective space charge, the gate volt-
age of the parasitic transistor is in this model re-
placed by the effective number of charges Neff .
Similarly, the threshold voltage is expressed by
the threshold number of charges Nthr. The trans-
fer characteristics of the parasitic transistor are
then given by
IparD = 0 for Neff < Nthr
IparD = K · (Neff −Nthr)2 for Neff ≥ Nthr
and thus the leakage current of the regular tran-
sistor Ileak is given by
Ileak = I
0
leak
for Neff < Nthr
Ileak = I
0
leak +K · (Neff −Nthr)2
for Neff ≥ Nthr (2)
with I0leak the preirradiation leakage current of
the transistor. Nthr is constant in time (and
therefore accumulated dose) and temperature.
With these assumptions a parametrization of the
number of effective charge carriers Neff describes
the leakage current shift in NMOS transistors.
2.2 Processes of charge generation
A combination of four processes results in
the effective space charge in the STI. First,
due to ionization of the atoms, the incident
radiation generates free electron hole pairs in
the silicon dioxide of the STI [5][6]. Some of
these pairs recombine quickly, but the mobility
of the electrons is between six and twelve orders
of magnitude larger than the mobility of the
holes, depending on the temperature and the
electrical field [7-10]. Therefore many electrons
are quickly removed from the STI, while the
left over holes move slowly in the silicon dioxide
by hopping transport [5]. Sites with missing
oxide atoms in the amorphous silicon dioxide
result in energy levels above the valence band
and thus electrically neutral deep hole traps [5].
These traps are distributed in the STI volume,
and their concentration is largly influenced by
the manufacturing of the STI, and thus it is
technology dependent. During the movement
some holes get trapped in these sites and a
space charge is built. The holes have a certain
probability to get detrapped by thermal energy.
The lifetime τox of the holes in the traps depends
on the energy level of the traps, and of the
temperature.
Holes which are not trapped in the silicon
dioxide can move to the silicon to silicon dioxide
interface. At this interface are incomplete or
dangling atomic bonds due to the abrupt tran-
sistion from amorphous to christalline material.
The dangling bonds manifest themselves as
energy levels in the band-gap, and thus they
trap mainly electrons or holes, depending on the
Fermi-level of the silicon [5]. This trapping of
electrons in the case of NMOS transistors (p-type
silicon) and holes in the case of PMOS tran-
sistors (n-type silicon) degrades the transistor
performance, and therefore usually the dangling
bonds are deactivated by the manufacturer using
hydrogen. The radiation induced free holes
can react with the hydrogen and the dangling
bonds get re-activated [5]. In this case they
are commonly called radiation induced interface
traps.
In the case of NMOS transistors the activation
of the interface traps results in a negative space
charge, while the trapping of holes in the STI re-
sults in a positive charge [4]. The electric fields
compensate each other, so that the effective num-
ber of charges Neff :
Neff = Nox −Nif (3)
becomes relevant, with Nox the number of
trapped holes in the STI, and Nif the num-
ber of electrons trapped at the interface. The
parametrization of these two numbers during and
after ionizing radiation is explained in the follow-
ing.
3
2.2.1 Parametrization of the number of
positive charges trapped in the STI
During exposure to ionizing radiation with a con-
stant dose rate D the number of holes getting
trapped in the STI volume is proportional to the
exposure time t with a proportionality constant
koxD, where kox describes how many holes are
trapped per dose unit. At the same time, the
trapped holes have a life-time τox in the traps,
until they are free again and can move out of the
STI. Therefore, the number of holes trapped in
the STI is defined by the differential equation
d
dt
Nox(t) = koxD − 1
τox
Nox(t) (4)
which is solved by
Nox(t) = koxD · τox ·
(
1− e− tτox
)
. (5)
If the irradiation stops after an exposure time t1,
only the second term of equation (4) stays and
results in and exponential decrease of the num-
ber of holes trapped in the STI, which is usually
called annealing. This decrease can be described
by
Nox(t) = Ntrap
+ (Nox(t1)−Ntrap) · e−
t−t1
τox (6)
where Ntrap describes the number of holes cap-
tured in traps of the oxide which are too deep for
detrapping at the given temperature.
2.2.2 Parametrization of the number of
activated interface traps
The number of activated interface traps follows
a very similar behavior, as motivated here. The
holes travelling to the silicon to silicon dioxide
interface and activating the radiation induced in-
terface traps are generated again with a constant
rate kifD. kif describes here the number of holes
available to activate interface traps per dose unit.
The number of interface traps that can be acti-
vated by the radiation is technology dependent
and it is limited. Therefore the probability that
the holes activate new interface traps decreases
with time exponentially. This can be described
equivalently using the analogue equation
Nif (t) = kifD · τif ·
(
1− e−
t
τif
)
. (7)
The needed temperature to anneal the interface
traps is known to be well above room temperature
and even more above the operational temperature
of the ASICs. It is technology dependent and
in the range of 100 ◦C to 300 ◦C. Therefore, the
annealing of the interface traps is negligible for
the presented parametrization.
2.3 Summary of the parametriza-
tion
The complete formula for the leakage current dur-
ing irradiation is therefore given by
Ileak = I
0
leak (8)
for
koxD · τox ·
(
1− e− tτox ) (9)
−kifD · τif ·
(
1− e−
t
τif
)
< Nthr
and by
Ileak = I
0
leak
+K ·
[
koxD · τox ·
(
1− e− tτox )
−kifD · τif ·
(
1− e−
t
τif
)
−Nthr
]2
(10)
for
koxD · τox ·
(
1− e− tτox )
−kifD · τif ·
(
1− e−
t
τif
) ≥ Nthr.
During the periods with no incident ionizing
radiation (dose rate D = 0) Nox is similarly re-
placed by equation (6), and the number of acti-
vated interface traps Nif stays constant because
they do not anneal at the considered temperature
range.
Figure 4 presents the resulting leakage current
increase as a function of time during an exposure
to ionizing radiation with a constant dose rate.
The exponential decrease step in the far right of
the plot illustrates the annealing behavior when
the radiation is switched-off. For many studies
the leakage current is given as a function of
the TID. The parametrization can be expressed
during periods of constant instensity exposure
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Figure 4: Plot of the leakage current parametriza-
tion as a function of the time, including the
abrupt switch-off of the ionizing radiation, result-
ing in the exponential decrease.
using TID = D · t.
The temperature dependency of the param-
eters is not explicitely included here. The
generation of the positive space charge depends
on the temperature. This can be modelled
sufficiently well with a temperature dependent
de-trapping probability, and neglecting the
temperature dependence of the electron and
hole mobility and generation [7][11]. Then only
τox directly depends on the temperature. The
generation of the interface traps is also expected
to be a function of the temperature, but it is not
well known. A dedicated measurement campaign
is ongoing to provide the data that are needed for
the extraction of the temperature dependence of
these terms. As these data are not yet available,
here the parametrization is used to describe the
measured leakage current increase at a given
temperature.
In the following two sections this parametriza-
tion is first fit to published data of single NMOS
transistors. Then the same function is used to
describe the supply current shift of the ATLAS
IBL pixel readout chip FE-I4 [12] as an example
of the consequence of the leakage current shift
for the ASIC operation in radiation intense envi-
ronments. This is an example for the power of
this parametrization to predict the ASIC supply
current increase once the basic parameters are
known for the given technology.
3 Fit to single transistor
data
Equation (8), (9) and (10) are used to describe
the leakage current shift of single NMOS tran-
sistors produced in a 180nm silicon on insulator
(SOI) process [13]. The data have been pub-
lished previously in [14], and were obtained at
a dose rate D of 9 Mrad h−1 at a temperature
of ∼ 25 ◦C. Because the proportionality factor
K appears in the parametrization only in prod-
ucts with the other parameters, K was fixed to a
value of 1× 10−19 A per effective charge carrier.
The threshold charge Nthr, the time constants
τox and τif , as well as the proportionality con-
stants kox and kif are free fit parameters. The
data and the function are shown in figure 5 to 7
and demonstrate the good agreement of data and
parametrization on single transistor level.
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Figure 5: Fit of the leakage current parametriza-
tion as a function of the time to the leakage cur-
rent measurement of a single NMOS transistor
(width 0.5 µm, length 0.18 µm). The data were
previously published in [14].
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Figure 6: Fit of the leakage current parametriza-
tion as a function of the time to the leakage cur-
rent measurement of a single NMOS transistor
(width 2.0µm, length 1.4 µm). The data were
previously published in [14].
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Figure 7: Fit of the leakage current parametriza-
tion as a function of the time to the leakage cur-
rent measurement of a single NMOS transistor
(width 4.0 µm, length 0.18 µm). The data were
previously published in [14].
4 Fit to full ASIC supply
current shift
ASICs composed of a large number of linear
NMOS transistors can show a significant supply
current shift when operated under ionizing
radiation. This supply current shift is a serious
challenge for the ASIC operation and impacts the
design of the system, because the services need
to be able to cope with this shift. The amplitude
of the increase depends on the environmental
conditions, such as dose rate and temperature.
An intense investigation program is currently
carried out on ATLAS FE-I4 readout chips.
The ASIC, produced in IBM 130 nm technology,
is composed of about 80 million transistors,
and HBD techniques are not used for the large
majority of the transisors. The ASIC is operated
under controlled environmental conditions while
being exposed to x-ray radiation. The supply
current is measured as a function of the exposure
time. This measurement is carried out for
various dose rates and temperatures. Some
preliminary results are public [15] and used here
to demonstrate the ability of the parametrization
to describe the supply current shift of full ASICs.
Figure 8 shows the fit to the supply current of
the ASIC as a function of the exposure time us-
ing 120 krad h−1 dose rate at 38 ◦C. The same
parameters are as in section 3 free during the fit,
while K is fixed now to 1× 1012 A per effective
charge in order to account for that the supply
current is the convolution of the leakage current
of about several ten millions of transistors. Ad-
ditionally, the pre-irradiation supply current is
added as offset. At the time t1 = 215 500 s the
irradiation was switched-off and the annealing as
described in equation (6) is shown. The parame-
ters are fit to the time interval 0 to t1 only. For
the annealing the same parameters are used, es-
pecially the same time constant τox. This reflects
that the annealing is caused be the same pro-
cess as the saturation of the number of positive
charges trapped in the oxide during irradiation.
Figure 9 shows the same fit to data taken at
different temperature (15 ◦C). A slightly higher
amplitude of the increase is observed, as expected
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Figure 8: Fit of the leakage current parametriza-
tion as a function of the time to the supply cur-
rent measurement of an ATLAS FE-I4 readout-
chip. At a the time t1 = 215 500 s the dose rate is
switched-off, and the annealing starts. The data
were previously published in [15].
due to the longer lifetime τox of the positive
charges in the traps. The data shown in figure
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Figure 9: Fit of the leakage current parametriza-
tion as a function of the time to the supply cur-
rent measurement of an ATLAS FE-I4 readout-
chip. The data were previously published in [15].
10 are taken again at 15 ◦C, but using a higher
dose rate of 420 krad h−1. The current maximum
is significaltly higher due to the larger dose rate.
The exact dependencies of the fit parameters
from the temperature and from the dose rate are
currently under investigation. The good agree-
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Figure 10: Fit of the leakage current parametriza-
tion as a function of the time to the supply cur-
rent measurement of an ATLAS FE-I4 readout-
chip. The data were previously published in [15].
ment between the parametrization and the data
demonstrate the power of this parametrization to
predict the supply current during operation in ra-
diation environment, once the basic parameters
have been measured for the ASIC in the labora-
tory.
5 Conclusions
The presented parametrization of the leakage
current of NMOS transistors uses simplified
transfer characteristics of the parasitic source
to drain transistor along the STI. The good
agreement of single transistor measurement
data and the resulting function show that the
description of the gate potential and threshold
voltage by the effective number of charges and
threshold charge, as well as the description of
their concentration as a function of the exposure
time describes the observations.
Furthermore, the parametrization can directly
be used to predict the supply current increase of
full ASICs in radiation environment, when HBD
techniques are not used for the majority of tran-
sistors, once the parameters are known as a func-
tion of dose rate and temperature.
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